Bias voltage influence on the shape of cobalt-silicide nanowires

Palasantzas, Georgios

Published in:
Solid State Communications

DOI:
10.1016/S0038-1098(03)00416-2

IMPORTANT NOTE: You are advised to consult the publisher's version (publisher's PDF) if you wish to cite from it. Please check the document version below.

Document Version
Publisher's PDF, also known as Version of record

Publication date:
2003

Link to publication in University of Groningen/UMCG research database

Citation for published version (APA):

Copyright
Other than for strictly personal use, it is not permitted to download or to forward/distribute the text or part of it without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license (like Creative Commons).

Take-down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

Downloaded from the University of Groningen/UMCG research database (Pure): http://www.rug.nl/research/portal. For technical reasons the number of authors shown on this cover page is limited to 10 maximum.
Bias voltage influence on the shape of cobalt-silicide nanowires

G. Palasantzas*

Department of Applied Physics, Materials Science Center, University of Groningen, 9747 AG Groningen, The Netherlands

Received 4 March 2003; accepted 6 May 2003 by J.H. Davies

Abstract

We have fabricated cobalt-silicide nanowires on silicon by removing hydrogen from a passivated Si(001)2 × 1 surface with a scanning tunnelling microscope, followed by evaporation of cobalt. The apparent shape of the wires depends on the bias applied to the tip. This is due to the Fermi level pinning close to the valence edge by the high work function Pt–Ir tips, and the Co acceptor levels 0.35 eV above the valence band. Moreover, the decrement in the image contrast with increasing bias voltage is related to decrement in the local density of states, which is in qualitative agreement with former studies of nanosized cobalt disilicide islands.

Over the past 10 years, there has been an explosive development of nanofabrication techniques in terms of scanning probe microscopy (SPM). This development will be essential for scientific progress in many areas of Physics, Materials Science, Chemistry, Biology, etc. [1–14]. These techniques will form enabling technologies for applications such as nanoelectronics, molecular electronics, micro-optical components, nanoelectromechanical systems, catalysis, etc. Advances are strongly supported by the highly engineered and successful lithography techniques that are used in microelectronics. One fundamental limit in lithography is imposed by the properties of the resist layer, since for the smallest feature size one would like the thinnest resist and/or the highest possible contrast. Although today conventional electron beam lithography is widely used to pattern features with dimensions larger than 10 nm [7], direct writing schemes based on SPM-lithography in combination with chemical vapour deposition (CVD) and physical vapour deposition (PVD) schemes of various metals and semiconductors (i.e. for Fe, Pd, Ni, Cd, Si, Al) [1–6, 8–14] have led to feature sizes of less than 10 nm.

Nanoscale size metal patterns can be used as model systems to study the aspects of nanoscale electronics such as single electron tunneling (SET) [2]. An example design of a nanoscale device (SET transistor) is shown in Fig. 1, which was made by H desorption by the scanning tunneling microscope (STM) tip on a hydrogen (H)-passivated Si(100)2 × 1 surface. Indeed, since at room temperature (RT) the thermal energy is of the order of \( K_B T = 0.025 \text{ eV} \), the island size has to be below 10 nm in order that the change in charging energy \( E_c = e^2/2C \) (with \( C \) the island capacitance) to satisfy the requirement \( E_c > K_B T \), which is the necessary condition for SET [2].

Furthermore, metallization with Co merits special attention, since the latter is known to form Co-disilicide (CoSi2) with widespread applications in microelectronics (i.e. transistor gates, contacts, interconnects, etc.). This is due to the low electrical resistivity (~ 14 \( \mu \Omega \) at RT) of CoSi2, and its small lattice mismatch that it has with Si (the lattice constant of CoSi2 is ~ 1.3% smaller than that of Si). Moreover, the strong similarity of the diamond structure of Si and the CaF2 structure of CoSi2 leads to a good epitaxial relationship at the CoSi2/Si interface. Finally, Co has also the advantage that all of its silicide phases are metallic [7]. Although the fabrication of Co-silicide (Co/Si) nanowires

* Tel.: +31-503-634-272; fax: +31-503-634-881.
E-mail address: g.palasantzas@phys.rug.nl (G. Palasantzas).
was performed in earlier studies [6], so far there has not been any precise analysis of the effect of the bias voltage on the apparent shape and size of the STM imaged nanowires. The nanowire shape is expected in general to depend on the bias voltage, since it is a heterogeneous system of semiconducting and metallic in nature (with respect to electron tunneling) nanoscale surface structures. For metallic structures their simple electronic structure and the screening length of a few Angstroms makes the STM data interpretation straightforward. However, for semiconductors the situation can be more complex, since the Fermi energy lies near the conduction or valence band depending on doping (besides tip induced band bending, band bending due to charged impurities, etc.) leading to strong polarity dependence, since in STM conduction band charge can look different from valence edge charge.

The H-passivated samples were performed in ultra-high vacuum (UHV) where atomically clean Si(001)2×1 surfaces were formed by resistive heating to remove the Si-oxide [6]. The Si wafer was lightly n-doped (\(\sim 10^{16} \text{ cm}^{-3}\)) with a miscut angle \(< 0.1^\circ\). The reconstructed Si(100)2×1 surface was dosed with atomic H from high purity molecular H\(_2\), which was dissociated by a hot (-1500°C) W-filament at a distance of \(\sim 8\) cm from the Si substrate. The latter was kept at a temperature of \(\sim 400\) °C to ensure monohydride coverage. The passivations lasted for 6 min at chamber pressure \(P_{H_2} \sim 3 \times 10^{-6}\) mbar. This procedure resulted in a H dose of \(\sim 1080\) L (1 L = \(10^{-6}\) Torr s), which is sufficient to passivate fully the Si(100)2×1 surface. Fig. 1 shows the STM tip induced de-passivated sites. For the metalized wires in Fig. 2, 0.13 monolayers (ML) of Co were deposited onto the H–Si(100)2×1 sample and subsequently annealed at 410°C for 20 s [6].

Fig. 2(a) shows that the Co/Si nanowire appears more granular and with larger feature sizes both laterally and out of plane, when imaged with lower bias voltage (in comparison with Fig. 2(b)). In addition, the height variations along the wires of Fig. 2 (which are shown in Fig. 3) show that the maximum out-of-plane variations decreased by \(\sim 0.2\) nm on increasing the sample bias voltage by 0.4 V. This potential change is comparable with the corresponding energy of 0.39 eV (above the valence band) of mid-gap states in Si induced by Co impurities [8] (which are also highly reactive with Si [9]).

Indeed, during sub-monolayer deposition of Co on bare Si(001), interstitial Co diffusion and reaction with the Si substrate occurs [9]. STM studies have shown differences between filled and empty states of Co-silicide surfaces, which are due to variation in the local density of states.
LDOS), which is reflected by the observed contrast in the STM images [10]. The contrast change in Fig. 2 by changing applied voltage from 1.5 to 1.9 V shows indeed local changes in the density of surface states. This is not surprising, since the presence of Co impurities introduces energy levels within the Si band gap. There are two acceptor levels at 0.35 and 0.49 eV above the valence band, and a donor level at 0.53 eV below the conduction band [11].

STM tip induced gap states are excluded in the present study, since they occur under small sample bias voltages (<1 V) [12], while at higher bias voltages the current between tip and sample is dominated by the tunneling process between the tip and the conduction band and therefore the current depends exponentially on the tip–sample distance [13]. The use of Pt–Ir tips which is a high work function material (< 5.5 eV) can lead also to pinning of the Fermi level close to the edge of the valence band [14]. With Pt–Ir tips, Si band gaps of approximately 1.1 eV were determined for both n and p-type Si [14]. In addition, STM spectroscopy measurements (\(I\_t - V\_sb\) curves) on CoSi\(_2\) islands showed that the Fermi energy \(E_F\) was located at 0.35 ± 0.05 eV above the valence band which is in agreement of possible Fermi level pinning by the energetically lowest acceptor states of Co within the Si band gap [10].

For CoSi\(_2\) islands prepared by 1.5 ML of Co deposition onto Si(100)\(2 \times 1\) (held at 500 °C) revealed voltage dependence which was the reverse than those expected from the LDOS of bulk Co and Si [15]. In the same work, it was shown that for sample bias voltages below (including also the negative bias voltages) 0.3 V, the observed protrusion on the CoSi\(_2\) islands were Si atoms [15]. In our case (Fig. 2) where 0.13 ML of Co were deposited onto Si sample and annealed at 410 °C for 20 s, we expect the formation of a cubic CoSi and/or CoSi\(_2\) phases. Indeed, we cannot distinguish between these two phases since the atomic protrusions for Si are identical which also constitute the imaging species in our case based on the previous discussion [15]. For filled state imaging, only electrons with energy states in the range from \(E_F - eV\_sb\) to \(E_F\) contribute to the tunneling current through the integrated local density of states (ILDOS). Previous calculations of the ILDOS for CoSi\(_2\) indicated a decrease in ILDOS for bias voltages \(V\_sb < -1.3\) V, which is consistent with the decrement in surface corrugation shown in the STM images for more negative bias voltages.

In conclusion, we have shown that the shape of Co-silicide nanowires onto Si(001)\(2 \times 1\) reconstructed surfaces depends on the sample bias voltage \(V\_sb\) during STM (filled state) imaging. This effect is due to the Fermi level pinning close to the valence edge by the high work function STM Pt–Ir tips, and the Co acceptor levels at 0.35 eV above the valence band. The observed decrement in the image contrast with increasing bias voltage \(V\_sb\) is related to decrement in the LDOS, which is in qualitative agreement with former STM spectroscopy studies of nanosize CoSi\(_2\) islands [15].

Acknowledgements

I would like to acknowledge support from the ‘Nederlandse Organisatie voor Wetenschappelijk Onderzoek (NWO)’, and useful discussions with L.J. Geerligs and B. Ilge.

References


See in Ref. [15] the top panel of Fig. 3 which shows the variation of ILDOS for CoSi\(_2\).


